

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags In a Cache In High Performance Microprocessors

the specification of which is attached hereto unless the following is entered:

was filed on	as United States Application Number or PCT International Application Number	and was amended on (if applicable)
December 29, 2000	09/750,094	

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56.

PRIOR FOREIGN APPLICATION(S)

I hereby claim foreign priority benefits under 35 USC §119(a-d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application(s) for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

Application Number	Country	Filing Date (day/month/year)	Priority Not Claimed

PROVISIONAL APPLICATION(S)

I hereby claim the benefit under 35 USC §119(e) of any United States provisional application(s) listed below:

Application Number	Filing Date

PRIOR UNITED STATES APPLICATION(S)

I hereby claim the benefit under 35 USC §120 of any United States application(s), or §365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 USC §112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

Application Number	Filing Date	Status (patented, pending, abandoned)

POWER OF ATTORNEY

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

John C. Altmiller (Reg. No. 25,951); Shawn W. O'Dowd (Reg. No. 34,687); Robert L. Hails, Jr. (Reg. No. 39,702) of KENYON & KENYON with offices located at 1500 "K" Street NW, Suite 700, Washington, DC, 20005-1257, telephone (202) 220-4200, and at 333 W. San Carlos Street, Suite 600, San Jose, CA, 95110-2711, telephone (408) 975-7500;

and Alan K. Aldous (#31,905); R. Edward Brake (#37,784); Ben Burge (#42,372); Jeffrey S. Draeger (#41,000); Cynthia Thomas Faatz (#39,973); John N. Greaves (#40,362); Seth Z. Kalson (#40,670); David J. Kaplan (#41,105); Peter Lam (#44,855); Charles A. Mirho (#41,199); Leo V. Novakoski (#37,198); Thomas C. Reynolds (#32,488); Kenneth M. Seddon (#43,105); Mark Seeley (#32,299); Steven P. Skabrat (#36,279); Howard A. Skaist (#36,008); Gene I. Su (#45,140); Calvin E. Wells (#43,256); Raymond J. Werner (#34,752); Robert G. Winkle (#37,474); and Charles K. Young (#39,435) of INTEL CORPORATION.

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)


Direct telephone calls to:

JOHN C. ALTMILLER
(202) 220-4200

Send correspondence to:

KENYON & KENYON
1500 K STREET, N.W., SUITE 700
Washington, D.C. 20005-1257

I hereby declare that all statements made herein of my own knowledge are true and all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code and that such willful statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of first or sole inventor	Last Name Quach	First Name Nhon	Middle Name
Residence	City San Jose	State or Country California	Country of Citizenship USA
Post Office Address	Street 6522 Pfeiffer Ranch Road	City San Jose	State or Country & Zip Code California 95120
Signature 	Date 3/28/01		

NQ.

NQ.

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)


Direct telephone calls to:

JOHN C. ALTMILLER
(202) 220-4200

Send correspondence to:


KENYON & KENYON
1500 K STREET, N.W., SUITE 700
Washington, D.C. 20005-1257

I hereby declare that all statements made herein of my own knowledge are true and all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code and that such willful statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of first or sole inventor	Last Name Crawford	First Name John	Middle Name
Residence	City Los Gatos	State or Country California	Country of Citizenship USA
Post Office Address	Street 15300 Winchester Blvd. #10	City Los Gatos	State or Country & Zip Code California 95030
Signature 	Date 3-29-2007		

PATENT**Docket No. 2207/8686****DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)****Direct telephone calls to:**JOHN C. ALTMILLER
(202) 220-4200**Send correspondence to:**KENYON & KENYON
1500 K STREET, N.W., SUITE 700
Washington, D.C. 20005-1257

I hereby declare that all statements made herein of my own knowledge are true and all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code and that such willful statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of first or sole inventor	Last Name Mathews	First Name Greg	Middle Name S.
Residence	City Santa Clara	State or Country California	Country of Citizenship USA
Post Office Address	Street 3655 Pruneridge Ave., Apt. 97	City Santa Clara	State or Country & Zip Code California 95051
Signature 	Date 3/29/01		

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)


Direct telephone calls to:

JOHN C. ALTMILLER
(202) 220-4200

Send correspondence to:

KENYON & KENYON
1500 K STREET, N.W., SUITE 700
Washington, D.C. 20005-1257

I hereby declare that all statements made herein of my own knowledge are true and all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code and that such willful statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of first or sole Inventor	Last Name Grochowski	First Name Edward	Middle Name
Residence	City San Jose	State or Country California	Country of Citizenship USA
Post Office Address	Street 5565 Yale Drive	City San Jose	State or Country & Zip Code California 95118
Signature 	Date 3-30-01		

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)


Direct telephone calls to:

JOHN C. ALTMILLER
(202) 220-4200

Send correspondence to:

KENYON & KENYON
1500 K STREET, N.W., SUITE 700
Washington, D.C. 20005-1257

I hereby declare that all statements made herein of my own knowledge are true and all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code and that such willful statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of first or sole inventor	Last Name Kosaraju	First Name Chakravarthy	Middle Name
Residence	City Sunnyvale	State or Country California	Country of Citizenship India
Post Office Address	Street 1083 Rembrandt Drive	City Sunnyvale	State or Country & Zip Code California 94087
Signature 		Date 3 / 28 / 2001	

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors : QUACH, N.T., et al.
Serial No. : 09/750,094
Filed : December 29, 2000
For : CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND
2-HOT VECTOR TAGS IN HIGH PERFORMANCE
MICROPROCESSORS
Group Art Unit : 2186
Examiner : J. LANE

Commissioner of Patents
Washington D.C. 20231

DECLARATION PURSUANT TO 37 C.F.R. 1.131

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, hereby declare the following:

1. We are the joint inventors of the subject matter claimed in U.S. Patent Application Serial No. 09/750,094, filed December 29, 2000 and entitled "CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND 2-HOT VECTOR TAGS IN HIGH PERFORMANCE MICROPROCESSORS."

2. The invention described and claimed in the present application was conceived prior to December 28, 2000. Evidence of this fact is shown in the invention disclosure form attached as Exhibit A hereto, which was prepared and submitted to our employer at the time of the disclosure, Intel Corporation, prior to December 28, 2000.

3. We exercised diligence in constructively reducing the claimed invention to practice from at least a time prior to December 28, 2000 continuously up to December 29, 2000, the date on which the above-cited non-provisional patent application was filed. During that time, we provided information to patent counsel for preparation of the application, and reviewed/revised drafts of the application that was filed on December 29, 2000.

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, acknowledge that willful false statements and the like are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the above-cited non-provisional patent application or any patent issuing thereon. Likewise, we declare under penalty of perjury that the above statements are true and correct to the best of our knowledge, information, and belief.

Respectfully submitted,

Dated: 11/5/2002

Nhon T. Quach
Nhon T. Quach

Dated: _____

John H. Crawford

Dated: _____

Gregory S. Mathews

Dated: _____

Edward Grochowski

Dated: _____

Chakravarthy Kosaraju

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors : QUACH, N.T., et al.
Serial No. : 09/750,094
Filed : December 29, 2000
For : CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND
2-HOT VECTOR TAGS IN HIGH PERFORMANCE
MICROPROCESSORS
Group Art Unit : 2186
Examiner : J. LANE

Commissioner of Patents
Washington D.C. 20231

DECLARATION PURSUANT TO 37 C.F.R. 1.131

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, hereby declare the following:

1. We are the joint inventors of the subject matter claimed in U.S. Patent Application Serial No. 09/750,094, filed December 29, 2000 and entitled "CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND 2-HOT VECTOR TAGS IN HIGH PERFORMANCE MICROPROCESSORS."

2. The invention described and claimed in the present application was conceived prior to December 28, 2000. Evidence of this fact is shown in the invention disclosure form attached as Exhibit A hereto, which was prepared and submitted to our employer at the time of the disclosure, Intel Corporation, prior to December 28, 2000.

3. We exercised diligence in constructively reducing the claimed invention to practice from at least a time prior to December 28, 2000 continuously up to December 29, 2000, the date on which the above-cited non-provisional patent application was filed. During that time, we provided information to patent counsel for preparation of the application, and reviewed/revised drafts of the application that was filed on December 29, 2000.


We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, acknowledge that willful false statements and the like are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the above-cited non-provisional patent application or any patent issuing thereon. Likewise, we declare under penalty of perjury that the above statements are true and correct to the best of our knowledge, information, and belief.

Respectfully submitted,

Dated: _____

Nhon T. Quach

Dated: 11/14/2002



John H. Crawford

Dated: _____

Gregory S. Mathews

Dated: _____

Edward Grochowski

Dated: _____

Chakravarthy Kosaraju

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors : QUACH, N.T., et al.
Serial No. : 09/750,094
Filed : December 29, 2000
For : CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND
2-HOT VECTOR TAGS IN HIGH PERFORMANCE
MICROPROCESSORS
Group Art Unit : 2186
Examiner : J. LANE

Commissioner of Patents
Washington D.C. 20231

DECLARATION PURSUANT TO 37 C.F.R. 1.131

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, hereby declare the following:

1. We are the joint inventors of the subject matter claimed in U.S. Patent Application Serial No. 09/750,094, filed December 29, 2000 and entitled "CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND 2-HOT VECTOR TAGS IN HIGH PERFORMANCE MICROPROCESSORS."

2. The invention described and claimed in the present application was conceived prior to December 28, 2000. Evidence of this fact is shown in the invention disclosure form attached as Exhibit A hereto, which was prepared and submitted to our employer at the time of the disclosure, Intel Corporation, prior to December 28, 2000.

3. We exercised diligence in constructively reducing the claimed invention to practice from at least a time prior to December 28, 2000 continuously up to December 29, 2000, the date on which the above-cited non-provisional patent application was filed. During that time, we provided information to patent counsel for preparation of the application, and reviewed/revised drafts of the application that was filed on December 29, 2000.

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, acknowledge that willful false statements and the like are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the above-cited non-provisional patent application or any patent issuing thereon. Likewise, we declare under penalty of perjury that the above statements are true and correct to the best of our knowledge, information, and belief.

Respectfully submitted,


Dated: _____

Nhon T. Quach

Dated: _____

John H. Crawford

Dated: 11/8/02



Gregory S. Mathews

Dated: _____

Edward Grochowski

Dated: _____

Chakravarthy Kosaraju

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors : QUACH, N.T., et al.
Serial No. : 09/750,094
Filed : December 29, 2000
For : CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND
2-HOT VECTOR TAGS IN HIGH PERFORMANCE
MICROPROCESSORS
Group Art Unit : 2186
Examiner : J. LANE

Commissioner of Patents
Washington D.C. 20231

DECLARATION PURSUANT TO 37 C.F.R. 1.131

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, hereby declare the following:

1. We are the joint inventors of the subject matter claimed in U.S. Patent Application Serial No. 09/750,094, filed December 29, 2000 and entitled "CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND 2-HOT VECTOR TAGS IN HIGH PERFORMANCE MICROPROCESSORS."

2. The invention described and claimed in the present application was conceived prior to December 28, 2000. Evidence of this fact is shown in the invention disclosure form attached as Exhibit A hereto, which was prepared and submitted to our employer at the time of the disclosure, Intel Corporation, prior to December 28, 2000.

3. We exercised diligence in constructively reducing the claimed invention to practice from at least a time prior to December 28, 2000 continuously up to December 29, 2000, the date on which the above-cited non-provisional patent application was filed. During that time, we provided information to patent counsel for preparation of the application, and reviewed/revised drafts of the application that was filed on December 29, 2000.

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, acknowledge that willful false statements and the like are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the above-cited non-provisional patent application or any patent issuing thereon. Likewise, we declare under penalty of perjury that the above statements are true and correct to the best of our knowledge, information, and belief.

Respectfully submitted,

Dated: _____

Nhon T. Quach

Dated: _____

John H. Crawford

Dated: _____

Gregory S. Mathews

Dated: 11-20-02

Edward E Grochowski
Edward Grochowski

Dated: _____

Chakravarthy Kosaraju

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors : QUACH, N.T., et al.
Serial No. : 09/750,094
Filed : December 29, 2000
For : CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND
2-HOT VECTOR TAGS IN HIGH PERFORMANCE
MICROPROCESSORS
Group Art Unit : 2186
Examiner : J. LANE

Commissioner of Patents
Washington D.C. 20231

DECLARATION PURSUANT TO 37 C.F.R. 1.131

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, hereby declare the following:

1. We are the joint inventors of the subject matter claimed in U.S. Patent Application Serial No. 09/750,094, filed December 29, 2000 and entitled "CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND 2-HOT VECTOR TAGS IN HIGH PERFORMANCE MICROPROCESSORS."

2. The invention described and claimed in the present application was conceived prior to December 28, 2000. Evidence of this fact is shown in the invention disclosure form attached as Exhibit A hereto, which was prepared and submitted to our employer at the time of the disclosure, Intel Corporation, prior to December 28, 2000.

3. We exercised diligence in constructively reducing the claimed invention to practice from at least a time prior to December 28, 2000 continuously up to December 29, 2000, the date on which the above-cited non-provisional patent application was filed. During that time, we provided information to patent counsel for preparation of the application, and reviewed/revised drafts of the application that was filed on December 29, 2000.

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, acknowledge that willful false statements and the like are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the above-cited non-provisional patent application or any patent issuing thereon. Likewise, we declare under penalty of perjury that the above statements are true and correct to the best of our knowledge, information, and belief.

Respectfully submitted,

Dated: _____

Nhon T. Quach

Dated: _____

John H. Crawford

Dated: _____

Gregory S. Mathews

Dated: _____

Edward Grochowski

Dated: 11/4/02


Chakravarthy Kosaraju

IDEA Invention Disclosure Form

13106

ARCHITECTURE / MPG
COMM.

Complete and return to:
In D. Simon or Hewlett-Packard:
SC4-203 Intellectual Prop.
Department Legal

Inventor(s)

✓ Full Name: Nhon Quach Social Security No.: 586-14-9378
Residence Address: 6522 Pfeiffer Ranch Rd
Mailing Address: _____
Home Phone: (408) 268-6205 Work Phone: 765-6048 Mailstop: SC12-304
Employee No.: 10077866 Citizenship: U.S. Supervisor: Mulder, Hans
Employer: Intel Business Group: MPG Division/Lab: MPG

Signature: _____ Date: _____

Please provide this same information — all of it — for each additional inventor, on additional pages as needed.

Invention

✓ Title: Methods for protecting 1-hot vector tags in a cache in high performance microprocessors

Cluster: _____ Unit: _____ EAS/MAS/etc. Chap.: _____
Invent d as Part of: IAX P7 EM Merced EM H1 other _____ (circle one)

Please attach a written description of the invention to this form. This information will be used by the IP Committee in determining whether to patent your invention, and by the patent attorney in learning the basics of your invention and in determining what other materials to study before meeting with you. This is your chance to educate the IP Committee members and "sell" your invention to them, and to get the patent attorney up the learning curve; so provide as much detail as you see fit. Please provide at least the following information:

- 1) the general purpose of the invention — what does it do? what problem does it solve?
- 2) the advantage of the invention over what others have done — how is it different or better than others?
- 3) the essential or basic elements of the invention — what is the invention? what are the key features?
- 4) the technological or marketing advantage of the invention — why is it great? why are we excited?
- 5) drawings of the invention — handwritten or computer generated or whatever, just make them good.

Publication or Commercialization

Has your invention been published or described outside IDEA/Intel/HP or will it be soon? Y N Was an NDA used? Y N
Describe/Date: _____

Is your invention in any past, present, or future IDEA/Intel/HP product or planned to be? Y N
Describe/Date: _____

Has your invention been used in any IDEA/Intel/HP product that has been sold or offered for sale or will be soon? Y N
Describe/Date: _____

Supervisor's Approval

I have read this disclosure, approve of my inventors working on the invention, support them in investing the time and effort required to get a patent on the invention, and recommend that the honorarium be paid.

Name: Hans Mulder Signature: _____ Date: _____

Principal Architect's Classification

(will be completed by Legal and the Principal Architect after submission)

EM Architectural? Y N Category: T X P Q Comments: _____

Additional Inv ntor(s)

✓ Full Name: John Crawford Social Security No.: _____
 Residence Address: _____
 Mailing Address: _____
 Home Phone: _____ Work Phone: _____ Mailstop: _____
 Employee No.: 10013000 Citizenship: _____ Supervisor: _____
 Employer: Intel or HP (circle) Business Group: _____ Division/Lab: _____
 Signature: _____ Date: _____

✓ Full Name: Greg Mathews Social Security No.: _____
 Residence Address: _____
 Mailing Address: _____
 Home Phone: _____ Work Phone: _____ Mailstop: _____
 Employee No.: 10048192 Citizenship: _____ Supervisor: _____
 Employer: Intel or HP (circle) Business Group: _____ Division/Lab: _____
 Signature: _____ Date: _____

✓ Full Name: Edward Grochowski Social Security No.: _____
 Residence Address: _____
 Mailing Address: _____
 Home Phone: _____ Work Phone: _____ Mailstop: _____
 Employee No.: 10045808 Citizenship: _____ Supervisor: _____
 Employer: Intel or HP (circle) Business Group: _____ Division/Lab: _____
 Signature: _____ Date: _____

✓ Full Name: Kosaraju, Chakravarthy Social Security No.: 230-49-9594
 Residence Address: 1083 Rembrandt Dr, Sunnyvale, CA-94087
 Mailing Address: 1083 Rembrandt Dr, Sunnyvale, CA-94087
 Home Phone: 408-733-2950 Work Phone: 408-765-4812 Mailstop: SC12-502
 Employee No.: 10056114 Citizenship: India Supervisor: Nimish Modi
 Employer: Intel (circle) Business Group: MPG Division/Lab: IPD
 Signature: _____ Date: _____

Full Name: _____ Social Security No.: _____
 Residence Address: _____
 Mailing Address: _____
 Home Phone: _____ Work Phone: _____ Mailstop: _____
 Employee No.: _____ Citizenship: _____ Supervisor: _____
 Employer: Intel or HP (circle) Business Group: _____ Division/Lab: _____
 Signature: _____ Date: _____

INTEL U.S. PATENT APPLICATION FILE REQUEST FORM

CONFIDENTIAL

COMPLETE AND RETURN FORM TO INTEL PATENT DATABASE GROUP WITHIN 60 DAYS

Date Opened:

Return File To: K&K

TO BE FILED BY

K&K

Matter #: P8686

Intel Grp Atty: LVN/INTEL

Work Atty: K&K

TYPE OF INTEL PATENT APPLICATION FILE

*Patent: ☐ Utility ☐ Design ☐ Reissue ☐ Reexam
☐ Continuation (C) ☐ CIP (X) ☐ Divisional (D)

Title of File: METHODS FOR PROTECTING 1-HOT VECTOR TAGS IN A CACHE IN HIGH PERFORMANCE MICROPROCESSORS

INTEL DISCLOSURE AND FOREIGN FILING INFORMATION

*Disclosure number(s): 13106

*Product/Process:

Intel Committee: ARCHITECTURE

Intel Group: MPG

Intel Division: NONE

Foreign Filing: NEED

Fast Track? NO

Countries:

Notes:

*INTEL ABSTRACT CODES (Check One or More)

PROCESS (C1)		Buses Input/Output Devices (C5B)	General Circuit (C14)
N or P MOS (C1A)		Protocol/CPU Interfacing (C5C)	Peripherals (C15)
Equipment (C1B)		Adder/Multiplier Units (C5D)	ROM (C16)
CMOS (C1C)		Numeric (C5E)	Timing Clocks (C17)
Contacts (C1D)		Video/Graphics (C5F)	Power/Regulation (C18)
Flash (C1E)		Cache/Memory Hierarchy/ (C5G)	Networks (C19)
GaAs and SOS (C1F)		Memory/Virtual Memory (C5H)	PLD (C20)
Circuit element (C1G)		Memory Management/ (C5I)	Compression/Decompression (C21)
Isolation/Insulation (C1H)		Protection/Addressing (C5J)	Video/Graphics/Audio (C22)
BiCMOS (C1I)		Instruction/Inst. Decoding/ (C5K)	Algorithm (C22A)
Analysis/Testing (C1J)		Microcoding/Sequencing/ (C5L)	System (C22B)
Etching/Planarization (C1K)		Microprogrammed Control (C5M)	Sensor (C22C)
Metal (C1L)		Pipeline/Parallelism (C5N)	Optics (C22D)
Poly silicon (C1M)		Clock/Clock Generation/ (C5O)	3D (C22E)
Passivation (C1N)		Clock Multiplication (C5P)	Display (C22F)
Masking/Resist (C1O)		Addressing/Addressing (C5Q)	Graphics Device (C22G)
Deposition (C1P)		Modes (C5R)	Test Equipment (C23)
Implantation (C1Q)		Vector Processing (C5S)	Video Teleconferencing (C24)
DRAMs (C2)		Registers/Files/Stacks (C5T)	Communication (C25)
Sense amp (C2A)		Multiprocessing/Dual (C5U)	Software (C26)
SRAMs (C3)		Initialization/Testing/ (C5V)	Graphics (C26A)
Sense amp (C3A)		Debugging (C5W)	Audio (C26B)
EPROMs (C4)		Program/Program Control/ (C5X)	Compiler (C26C)
P-channel (C4A)		Interrupt/Status/Faults (C5Y)	Operating System (C26D)
N-channel (C4B)		Exceptions (C5Z)	Drivers (C26E)
Flash (C4C)		RISC (C5R)	Other (C26F)
EE (C4D)		Redundancy (C5S)	IAL (C27)
Sense amp (C4E)		SYSTEMS (C6)	Internet/WWW Applications (C27A)
Solid-State disk (C4F)		Bus (C6A)	Java Applets (C27B)
Flash Card (PCMCIA) (C4G)		Supercomputers (parallel (C6B)	User Interfaces Consumer (C27C)
Multibit Cell (C4H)		multiprocessors) (C6C)	Appliances Portable (C27D)
Redundancy (C4I)		Compilers (C6D)	Computing (C27E)
Blocking (C4J)		Test Equipment (ICE) (C6E)	Compilers (C28)
Write Automation (C4K)		BIOS (C6F)	Java Compilers (C28A)
Minicard (C4L)		PCMCIA (thin removable (C6G)	Java Just-in-Time (C28B)
Camera (C4M)		functionality cards, i.e., (C6H)	IA64 Compilers (C28C)
FMM (C4N)		memory, modem, network, (C6I)	Optimization (C28D)
Firmware Hub (FWH) (C4O)			Circuits (C29)
Security (C4P)		Magnetics (bubble (C7)	New Logic Family (C29A)
Small Block (C4Q)		memories) (C8)	Data Path (C29B)
FDI (C4R)		Buffers (C9)	Chipsets (C30)
Interface (C4S)		Packaging/Mounting/ (C10)	Memory Control (C30A)
Connector (C4T)		Connector (C11)	Bridging (C30B)
Cell Phone (C4U)		Logic (C12)	Firmware Hub (C30C)
Charge Pump (C4V)		Neural (C13)	Design Tools (C31)
Audio (C4W)		Miscellaneous (C13A)	Circuits (C31A)
Microprocessor (C5)		General Memories (C13B)	Layout (C31B)
Embedded (C5A)		Redundancy (C13C)	Logic (C31C)
		Rambus-compatible (C13D)	Validation/Test (C31D)
			Low Power (C31E)

*Mandatory for original patent application. File will not be opened unless mandatory information is provided.



Intel Patent Database Group - EMAIL: PATENT.DATABASE.GROUP@INTEL.COM
 2625 WALSH AVE. M/S SC4-203 - SANTA CLARA, CA 95051 - FAX (408) 653-7112

(EXHIBIT A)

- **Title:**

Methods for protecting 1-hot vector tags in high performance microprocessors

- **Filing data:**

Inventors: Nhon Quach, John Crawford, Ed Grochowski, Greg Mathews, Chakravarthy Kosaraju
use in Intel Products: Used in the Montecito processor

- **Context of Invention:**

The context of invention relates to the design of a highly reliable high performance microprocessors.

Naming convention and definition of terms: A cache that stores 1-hot vectors as tags is referred to in this disclosure as a 1-hot tag cache. Similarly, a cache that stores a 2-hot vectors as tags is referred to as a 2-hot tag cache. A 1-hot vector contains a 1 and a number of 0's in its bit pattern. A 2-hot vector contains 2 consecutive 1's and a number of 0's in its pattern. The right most bit in a 2-hot vector is called the primary bit and its left neighbor bit is called the aux bit.

Background: Modern high-performance processors include on-chip memory buffers, called caches, to speed up memory accesses. These caches often consist of a tag array and a data array. The data array store the necessary data during the execution of the program. The tag array stores the physical (or virtual in some processor) addresses of the data. For reliability reasons, these stored tags are often parity protected for error detection. In even higher performance processor (such as the McKinley processor and future IA-64 processor), the tags are actually stored as 1-hot vectors derived during the TLB lookup for address translation. The protection of these 1-hot vectors presents a great challenge since the conventional parity bit scheme does not work. In this disclosure, we describe 2 methods to protect these 1-hot vectors: the first one uses a scheme called 1-hot plus valid bit and the second one uses a 2-hot vector scheme.

The 1-hot plus valid bit scheme has the advantage that it is conceptually simple, but require a read modify write (a multi-cycle) operation on the valid bit. Area wise, it requires 1 additional word line for reading out the content of the 1 hot column. The 2-hot scheme is more complicated, but it does not require the multi-cycle operation. For certain implementation of the cell arrays, it does not require additional bit or word line.






Figure 1 A 1-hot tag cache works the same way as a conventional cache, except that the tag is a 1-hot vector.

Background on the 1-hot tag: In the 1-hot tag cache, the 1-hot vector comes from the TLB lookup. When the virtual address of a cache access is presented to the TLB during the address translation, a 1-hot bit vector (of the size of the number of entry in the TLB) will indicate which entry in the TLB data array to read out the physical address. At the same time, this 1-hot vector will be used to compare the tags (also 1-hot) stored in the cache. A match will indicate the way to read out. On a fill, this 1-hot vector (also looked up from the TLB) will be written to the tag array. Since the 1-hot vector will only indicate the page a data belongs to, on a page miss and when a new page is brought in, all the 1-hot vectors in the cache that have the same bit pattern need to be invalidated. This is referred to as a blind invalidate operation. Figure 1 demonstrates the operation of a 1-hot tag cache.

1-Hot plus parity bit protection scheme: In this scheme, each 1-hot vector is appended 1 bit at the end, serving as the parity bit. Figure 2 shows how a typical tag array is implemented and how it needs to be modified to implement the present invention.



Blind invalidate in a 1-hot tag cache. No interaction among the bits



Blind invalidate in a 1-hot plus valid bit: in the first cycle, the content of the column to be cleared is first read out and in the second clock, w12 is asserted, both the 1-hot column and the valid bit will be cleared.

Figure 2 Comparison of a 1-hot and a 2-hot tag cache.

Operation of the 1-hot tag cell array: The operation of the 1-hot tag array is as follows:

- Read operation: w10 or w11 is asserted to read out the content of the bits in the array on the bit line bl0 or bl1.
- Write operation: a write operation is performed in 2 phases. On the first phase, one or both bit lines (bl0 and bl1) are grounded and one or both word lines (w10 or w11) are asserted. This forces all the bit in the selected row to be 1. On the second phase, w12 and bl2 will be asserted. The data are indicated by the bl2 lines in an inverted form. That is, the locations where a 1 will be written will have a bl2 equal to 0. In this way, all bits are cleared to zero except that one that we want to store a 1.

Blind invalidate: all w12 lines are asserted and the column to be cleared is again indicated by the bc signal in non-inverted form.

In the 1-hot plus valid bit scheme, 1 bit will be added to the 1-hot vector, serving as the valid bit. On a read, the valid bit will be accessed at the same time as the 1-hot vector. If the valid bit is set, the 1-hot vector is considered valid; otherwise, the 1-hot vector is considered invalid. The valid bit will be cleared on a blind invalidate as the 1-hot bit. The detailed operation of the 1-hot plus valid bit is described below.

(Note: the disadvantage of this scheme is that the added read port via w13 will be very slow since w10 and w11 travel only 8 bits and w13 must travel 32 bits. Also, the cells must now perform a read on both ports. The device sizes must be larger).

Operation of the 1-hot plus valid bit:

- Read operation: same as the 1-hot scheme. The valid bit is accessed at the same time as the 1-hot vector. A 1-hot vector that does not have the valid bit set is considered a soft error event and vectored into the error recovery firmware code. In this case, the FW will invalidate the entire cache.
- Write operation: same as the 1-hot scheme. The valid bit will be written at the same time as the 1-hot vector.
- Blind invalidate: This is performed in 2 cycles. In the first cycle, the 1-hot vector is indicated by the nbl2 bit lines. The word line w12 is NOT asserted. The data in the column that is indicated by the 1-hot vector will be read out. In the second clock, the nbl2 lines continue to be asserted, the w12 word lines will be turned on. This will clear both the 1-hot vector and the valid bit.

2-hot vector protection scheme: In this scheme, we convert the 1-hot vector to a 2 hot vector. This is done by local logic in the cache tag during the write operation of the 1-hot vector into the tag. During the read out, the 2-hot vector is automatically converted back to a 1-hot vector. In this way, the accesses of the cache works identically to the 1-hot tag cache. The conversion from 1-hot to 2-hot vector can be easily done. Figure 3 shows how a 2-hot tag cache works. It is similar to a 1-hot tag cache, but a 2-hot tag cache store 2-hot vectors, rather than 1-hot vectors.






Figure 3 A 2-hot tag cache works the same way as a 1-hot cache, except that the tag is a 2-hot vector.



Blind invalidate in a 1-hot tag cache. No interaction among the bits




Blind invalidate in a 2-hot tag cache. A bit looks at its right neighbor blind clear signal (bc) and its left and right neighboring bits.


Figure 4 Comparison of a 1-hot and a 2-hot tag cache.

Operations of the 2-hot tag cache: The operation of the 2-hot tag array is again shown in Figure 4.

- Read operation: same as the 1-hot tag array case.
- Write operation: same as the 1-hot tag array case, except that the data will be a 2-hot vector, rather than a 1-hot vector.



Blind invalidate in a 1-hot tag cache. No interaction among the bits



Blind invalidate in a 2-hot tag cache. A bit looks at its right neighbor blind clear signal (bc) and its left and right neighboring bits.

Figure 4 Comparison of a 1-hot and a 2-hot tag arrays that use a differential write scheme

Generalization: the 2-hot scheme can be extended to a 3-hot vector to protect errors in 2 consecutive bits. Also, other bit patterns other than 2-hot may be used depending on the type of the errors one is trying to protect against.

The scheme described above minimizes global routing at the expense of local interconnect and transistors. Other schemes may use a multiple clock blind invalidation scheme by using a different signal for invalidating the aux bit.

- **Advantage:**

The advantage of both the 1-not plus valid bit and the 2-hot scheme include: HW saving, higher speed, and simplicity. The scheme can also be extended to double bit errors.

- **Value to Intel:**

This feature allows Intel to build more robust processors in the future. Specifically, this scheme will be used in the Montecito processor.



UNITED STATES DEPARTMENT OF COMMERCE
Patent and Trademark Office
ASSISTANT SECRETARY AND COMMISSIONER
OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

JUNE 25, 2001

PTAS



101680418A

KENYON & KENYON
JOHN C. ALTMILLER
1500 K STREET, N.W., SUITE 700
WASHINGTON, DC 20005-1257

UNITED STATES PATENT AND TRADEMARK OFFICE
NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT DIVISION OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE ASSIGNMENT SEARCH ROOM ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REFLECTS THE DATA PRESENT IN THE PATENT AND TRADEMARK ASSIGNMENT SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR HAVE QUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 703-308-9723. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, ASSIGNMENT DIVISION, BOX ASSIGNMENTS, CG-4, 1213 JEFFERSON DAVIS HWY, SUITE 320, WASHINGTON, D.C. 20231.

RECORDATION DATE: 04/05/2001

REEL/FRAME: 011684/0617
NUMBER OF PAGES: 6

BRIEF: ASSIGNMENT OF ASSIGNOR'S INTEREST (SEE DOCUMENT FOR DETAILS).

ASSIGNOR:
QUACH, NHON,

DOC DATE: 03/28/2001

ASSIGNOR:
CRAWFORD, JOHN

DOC DATE: 03/29/2001

ASSIGNOR:
MATHEWS, GREG S.

DOC DATE: 03/28/2001

ASSIGNOR:
GROCHOWSKI, EDWARD

DOC DATE: 03/30/2001

ASSIGNOR:
KOSARAJU, CHAKRAVARTHY

DOC DATE: 03/28/2001

ASSIGNEE:
INTEL CORPORATION
2200 MISSION COLLEGE BOULEVARD
P.O. BOX 58119
SANTA CLARA, CALIFORNIA 95052-8119



011684/0617 PAGE 2

SERIAL NUMBER: 09750094
PATENT NUMBER:

FILING DATE: 12/29/2000
ISSUE DATE:

MARY BENTON, EXAMINER
ASSIGNMENT DIVISION
OFFICE OF PUBLIC RECORDS

FORM PTO-1595

(Rev. 6-93)

OMB No. 0651-0011 (exp. 4/94)

RECORDATION FORM COVER SHEET

PATENTS ONLY

04-19-2001



101680418

To the Honorable Commissioner of Patents and Trademarks: Please record the attached original documents or copy thereof.

1. Name of conveying party(ies):

Nhon Quach, John Crawford, Greg S. Mathews,
Edward Grochowski and Chakravarthy KosarajuAdditional name(s) of conveying party(ies) attached? ☐ Yes ☒ No

3. Nature of conveyance:

4-5-01

- ☒ Assignment ☐ Merger
☐ Security Agreement ☐ Change of Name
☐ Other _____

2. Name and address of receiving party(ies):

Name: Intel Corporation
Internal Address: 2200 Mission College Boulevard
Street Address: P.O. Box 58119
Santa Clara, CA 95052-8119

Additional name(s) & address(es) attached? ☐ Yes ☒ NoExecution Date: 03/28/01, 03/29/01, 03/28/01,
03/30/01 and 03/28/01

4. Application number(s) or patent number(s);

If this document is being filed together with a new application, the execution date of the application is: 09/750,094

A. Patent Application No.(s)

B. Patent No.(s)

Additional numbers attached: ☐ Yes ☒ No5. Name and address of party to whom
correspondence concerning document should be
mailed:

John C. Altmiller
Kenyon & Kenyon
1500 K Street, N.W., Suite 700
Washington, DC 20005-1257

6. Total number of applications
and patents involved:

1

7. Total fee (37 CFR 3.41).....\$40.00

☐ Enclosed☒ Authorized to be charged to deposit account

8. Deposit account number: 11-0600

(Attach duplicate copy of this page if paying by deposit account)

04/19/2001 DBYRNE 00000235 110600 09750094

DO NOT USE THIS SPACE

01 FC:581 40.00 CH

40E

9. Statement and signature.

To the best of my knowledge and belief, the foregoing information is true and correct and any attached copy is a true copy of the original document.

John C. Altmiller
Name of Person Signing

Signature

April 5, 2001
Date

Total number of pages including cover sheet: 6

OMB No. 0651-0011 (exp. 4/94)

ASSIGNMENT

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we hereby sell, assign, and transfer to Intel Corporation, a corporation of Delaware, having a principal place of business at 2200 Mission College Blvd., P.O. Box 58119, Santa Clara, California 95052-8119, ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all foreign countries, in and to any and all improvements that are disclosed in the application for the United States patent entitled

Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags
In A Cache In High Performance Microprocessors

and in and to said application and all divisional, continuing, substitute, renewal, reissue, and all other patent applications that have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application;

agree that said Assignee may apply for and receive a patent or patents for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional, continuing, substitute, renewal, reissue, and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and representatives all facts known to the undersigned relating to said improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or representatives in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Each Inventor: Please Sign and Date Below:

3/28, 2001

Nhon Quach
Nhon Quach

Assignment Document Return Address:

KENYON & KENYON
1500 K Street, N.W., Suite 700
Washington, D.C. 20005-1257

ASSIGNMENT

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we hereby sell, assign, and transfer to Intel Corporation, a corporation of Delaware, having a principal place of business at 2200 Mission College Blvd., P.O. Box 58119, Santa Clara, California 95052-8119, ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all foreign countries, in and to any and all improvements that are disclosed in the application for the United States patent entitled

Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags
In A Cache In High Performance Microprocessors

and in and to said application and all divisional, continuing, substitute, renewal, reissue, and all other patent applications that have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application;


agree that said Assignee may apply for and receive a patent or patents for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional, continuing, substitute, renewal, reissue, and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and representatives all facts known to the undersigned relating to said improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or representatives in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Each Inventor: Please Sign and Date Below:

3-29-2001, 2001

Assignment Document Return Address:
KENYON & KENYON
1500 K Street, N.W., Suite 700
Washington, D.C. 20005-1257


John Crawford

ASSIGNMENT

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we hereby sell, assign, and transfer to Intel Corporation, a corporation of Delaware, having a principal place of business at 2200 Mission College Blvd., P.O. Box 58119, Santa Clara, California 95052-8119, ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all foreign countries, in and to any and all improvements that are disclosed in the application for the United States patent entitled

Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags
In A Cache In High Performance Microprocessors

and in and to said application and all divisional, continuing, substitute, renewal, reissue, and all other patent applications that have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application;

agree that said Assignee may apply for and receive a patent or patents for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional, continuing, substitute, renewal, reissue, and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and representatives all facts known to the undersigned relating to said improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or representatives in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Each Inventor: Please Sign and Date Below:

3/28, 2001

Assignment Document Return Address:

KENYON & KENYON

1500 K Street, N.W., Suite 700

Washington, D.C. 20005-1257

Gregory S. Mathews
Greg S. Mathews

ASSIGNMENT

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we hereby sell, assign, and transfer to Intel Corporation, a corporation of Delaware, having a principal place of business at 2200 Mission College Blvd., P.O. Box 58119, Santa Clara, California 95052-8119, ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all foreign countries, in and to any and all improvements that are disclosed in the application for the United States patent entitled

Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags
In A Cache In High Performance Microprocessors


and in and to said application and all divisional, continuing, substitute, renewal, reissue, and all other patent applications that have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application;

agree that said Assignee may apply for and receive a patent or patents for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional, continuing, substitute, renewal, reissue, and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and representatives all facts known to the undersigned relating to said improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or representatives in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Each Inventor: Please Sign and Date Below:

3-30, 2001


Edward Grochowski

Assignment Document Return Address:
KENYON & KENYON
1500 K Street, N.W., Suite 700
Washington, D.C. 20005-1257

ASSIGNMENT

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we hereby sell, assign, and transfer to Intel Corporation, a corporation of Delaware, having a principal place of business at 2200 Mission College Blvd., P.O. Box 58119, Santa Clara, California 95052-8119, ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all foreign countries, in and to any and all improvements that are disclosed in the application for the United States patent entitled

Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags
In A Cache In High Performance Microprocessors

and in and to said application and all divisional, continuing, substitute, renewal, reissue, and all other patent applications that have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application;

agree that said Assignee may apply for and receive a patent or patents for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional, continuing, substitute, renewal, reissue, and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and representatives all facts known to the undersigned relating to said improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or representatives in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Each Inventor: Please Sign and Date Below:

28 March — , 2001

H. S. Chakravarty

Chakravarty Kosaraju

Assignment Document Return Address:

KENYON & KENYON

1500 K Street, N.W., Suite 700

Washington, D.C. 20005-1257